What is claimed is:

9

10

11

- 1. A collar dielectric process, comprising the steps
 2 of:
- providing a semiconductor silicon substrate having a
 deep trench and a deep trench capacitor, in which
 the deep trench capacitor comprises a node
 dielectric formed on the sidewall and bottom of
 the deep trench and a storage node formed in the
 deep trench and reaching a predetermined depth;
 - performing an ion implantation process to form an ion implantation area on the substrate at the top of the deep trench;
- removing the node dielectric until the top of the node
 dielectric is leveled off with the top of the
 storage node, thus exposing the sidewall of the
 deep trench outside the deep trench capacitor;
 and
- performing an oxidation process to grow a first silicon oxide layer on the exposed sidewall of the deep trench, in which the first silicon layer is outside the ion implantation area.
 - 1 2. The collar dielectric process as claimed in claim 2 1, wherein the ion implantation process uses N_2 as the ion 3 source to restrain the growth of the first silicon oxide 4 layer.
 - 3. The collar dielectric process as claimed in claim
 1, wherein the position and vertical length of the ion

- 3 implantation area corresponds to those of a buried strap
- 4 outdiffusion region.
- 1 4. The collar dielectric process as claimed in claim
- 2 1, wherein the ion implantation process partially surrounds
- 3 a partial top of the deep trench and is adjacent to a buried
- 4 strap outdiffusion region.
- 1 5. The collar dielectric process as claimed in claim
- 2 1, wherein the ion implantation process entirely surrounds
- 3 the top of the deep trench.
- 1 6. The collar dielectric process as claimed in claim
- 2 1, wherein the vertical length of the ion implantation area
- 3 is 800~1500Å.
- 1 7. The collar dielectric process as claimed in claim
- 2 1, wherein the node dielectric is a silicon nitride layer.
- 1 8. The collar dielectric process as claimed in claim
- 2 1, wherein the storage node is an n⁺-doped polysilicon
- 3 layer.
- 1 9. The collar dielectric process as claimed in claim
- 2 1, wherein the deep trench capacitor further comprises a
- 3 buried plate which is an n⁺-type diffusion region formed in
- 4 the substrate at the lower portion of the deep trench and
- 5 surrounding the node dielectric.
- 1 10. The collar dielectric process as claimed in claim
- 2 1, further comprising the steps of:

layer.

20

- forming a second silicon oxide layer on the sidewall of 3 the deep trench to cover the first silicon oxide 4 layer and the ion implantation area; 5 6 forming a first conductive layer in the deep trench to connect the top of the storage node; 7 recessing the first conductive layer until reaching a 8 predetermined depth; and 9 etching the second silicon oxide layer and the first 10 silicon oxide layer to level off the top of the 11 second silicon oxide layer and the top of 12 13 first silicon oxide layer until the top of the first conductive layer protrudes from the tops of 14 the second silicon oxide layer and the first 15 silicon oxide layer, wherein the combination of 16 the second silicon oxide layer and the first 17 silicon oxide layer remaining on the sidewall of 18 the deep trench serve as a collar dielectric 19
 - 1 11. The collar dielectric process as claimed in claim 2 10, wherein the first conductive layer is an n^+ -doped 3 polysilicon layer.
 - 1 12. The collar dielectric process as claimed in claim 2 10, further comprising the steps of:
 - forming a second conductive layer in the deep trench;

 and
 - 5 forming a buried strap outdiffusion region in the 6 silicon substrate adjacent to the second 7 conductive layer, wherein the position vertical length of the buried strap outdiffusion 8

- 9 region correspond to those of the ion 10 implantation area.
 - 1 13. The collar dielectric process as claimed in claim
 - 2 12, wherein the second conductive layer is a polysilicon
 - 3 layer.
 - 1 14. The collar dielectric process as claimed in claim
 - 2 12, wherein the buried strap outdiffusion region is an n^+ -
 - 3 type diffusion region.